

**WEST**

## Freeform Search

**Database:**

US Patents Full-Text Database  
US Pre-Grant Publication Full-Text Database  
JPO Abstracts Database  
EPO Abstracts Database  
Derwent World Patents Index  
IBM Technical Disclosure Bulletins

**Term:**

L16 and ((pointer or indicator or tag) with (rom  
or eeprom or eprom))

**Display:****Documents in Display Format:****Starting with Number****Generate:** ☐ Hit List ☒ Hit Count ☐ Side by Side ☐ Image

---

### Search History

---

**DATE:** Tuesday, February 04, 2003   [Printable Copy](#)   [Create Case](#)

**Set Name Query**  
side by side

**Hit Count Set Nam**  
result set

DB=USPT; PLUR=YES; OP=OR

<u>L21</u>	L16 and ((pointer or indicator or tag) with (rom or eeprom or eprom))	1	<u>L21</u>
<u>L20</u>	(system-on-a-chip or system-on-chip or (system adj2 on adj2 chip))and( (rom or eeprom or eprom or flash) same (configur\$5 or initial\$5))	40	<u>L20</u>
<u>L19</u>	((system-on-a-chip or system-on-chip or (system adj2 on adj2 chip))same (rom or eeprom or eprom or flash) same (configur\$5 or initial\$5))	5	<u>L19</u>
<u>L18</u>	l12 and (disabl\$3 adj2 alias\$3)	1	<u>L18</u>
<u>L17</u>	L16 and alias\$3	19	<u>L17</u>
<u>L16</u>	(system-on-a-chip or system-on-chip or (system adj2 on adj2 chip))	291	<u>L16</u>
<u>L15</u>	l14 and ((multipl\$5 or pluralit\$3) with memor\$3 with alias\$3)	4	<u>L15</u>
<u>L14</u>	((rom or eeprom or eprom or flash) with alias\$3)	70	<u>L14</u>
<u>L13</u>	L12 and l7	0	<u>L13</u>
<u>L12</u>	((rom or eeprom or eprom or flash) same alias\$3)	249	<u>L12</u>
<u>L11</u>	l2 and ((rom or eeprom or eprom or flash) same alias\$3)	0	<u>L11</u>
<u>L10</u>	l7 and ((rom or eeprom or eprom or flash) same alias\$3)	0	<u>L10</u>
<u>L9</u>	l7 and alias\$3	17	<u>L9</u>
<u>L8</u>	L7 and allegrucci	1	<u>L8</u>
<u>L7</u>	(system-on-a-chip or (system adj on adj chip))	159	<u>L7</u>
<u>L6</u>	L3 and allegrucci	0	<u>L6</u>
<u>L5</u>	L3 and peugh	0	<u>L5</u>
<u>L4</u>	l2 and (system-on-a-chip or (system adj on adj chip))	1	<u>L4</u>
<u>L3</u>	l1 and (system-on-a-chip or (system adj on adj chip))	13	<u>L3</u>
<u>L2</u>	((711/103 )!.CCLS. )	572	<u>L2</u>
<u>L1</u>	((711/\$)!.CCLS.)	13874	<u>L1</u>

END OF SEARCH HISTORY

## Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

## Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

## Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

## Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

Print Format

Your search matched **1141** of **916175** documents.A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance** in **descending** order.

You may refine your search by editing the current search expression or entering a new one in the text box.

Then click **Search Again**.

(system-on-chip or system-on-a-chip or (system&lt;near/2&gt;on&lt;near/2&gt;chip))

Search Again

## Results:

Journal or Magazine = **JNL** Conference = **CNF** Standard = **STD****1 Low power system on chip implementation scheme of digital filtering cores***Zwyssig, E.P.; Erdogan, A.T.; Arslan, T.;*

Low Power IC Design (Ref. No. 2001/042), IEE Seminar on , 2001

Page(s): 5/1 -5/9

[\[Abstract\]](#) [\[PDF Full-Text \(460 KB\)\]](#) **IEE CNF****2 Developing system-on-chip experience in a higher education environment***Portero, A.; Dent, Donald.J.;*

Systems on a Chip (Ref. No. 2000/110), IEE Workshop on , 2000

Page(s): 12/1 -12/13

[\[Abstract\]](#) [\[PDF Full-Text \(816 KB\)\]](#) **IEE CNF****3 Aspects of dynamically reconfigurable logic***Lysaght, P.;*

Reconfigurable Systems (Ref. No. 1999/061), IEE Colloquium on , 1999

Page(s): 1/1 -1/5

[\[Abstract\]](#) [\[PDF Full-Text \(340 KB\)\]](#) **IEE CNF****4 Systems-on-chip: what are their limits?***Roza, E.;*

Systems on a Chip (Ref. No. 1999/133), IEE Colloquium on , 1999

Page(s): 1/1 -1/6

[\[Abstract\]](#) [\[PDF Full-Text \(296 KB\)\]](#) **IEE CNF**

**5 Emerging standards for manufacturing test of system-on-chip design**

*Downey, D.; Lysaght, P.;*

Systems on a Chip (Ref. No. 1999/133), IEE Colloquium on , 1999

Page(s): 10/1 -10/7

[\[Abstract\]](#) [\[PDF Full-Text \(300 KB\)\]](#) **IEEE CNF**

---

**6 Re-usable cores for DSP systems-on-chip applications**

*McCanny, J.V.;*

Signal Processing in 2000 (Ref. No. 1999/106), IEE Colloquium on , 1999

Page(s): 3/1 -3/19

[\[Abstract\]](#) [\[PDF Full-Text \(296 KB\)\]](#) **IEEE CNF**

---

**7 Data compression for system-on-chip testing using ATE**

*Karimi, F.; Meleis, W.; Navabi, Z.; Lombardi, F.;*

Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings. 17th IEEE International Symposium on , 2002

Page(s): 166 -174

[\[Abstract\]](#) [\[PDF Full-Text \(912 KB\)\]](#) **IEEE CNF**

---

**8 Managing power and performance for system-on-chip designs using voltage islands**

*Lackey, D.E.; Zuchowski, P.S.; Bednar, T.R.; Stout, D.W.; Gould, S.W.; Cohn, J.M.;*

Computer Aided Design, 2002. ICCAD 2002. IEEE/ACM International Conference on , 2002

Page(s): 195 -202

[\[Abstract\]](#) [\[PDF Full-Text \(629 KB\)\]](#) **IEEE CNF**

---

**9 On-chip interconnects for next generation system-on-chips**

*Brinkmann, A.; Niemann, J.-C.; Hehemann, I.; Langen, D.;*

*Porrman, M.; Ruckert, U.;*

ASIC/SOC Conference, 2002. 15th Annual IEEE International , 2002

Page(s): 211 -215

[\[Abstract\]](#) [\[PDF Full-Text \(461 KB\)\]](#) **IEEE CNF**

---

**10 Fast system-level design space exploration for low power configurable multimedia systems-on-chip**

*Polloni, F.; Mazzoni, L.; Di Matteo, S.;*

ASIC/SOC Conference, 2002. 15th Annual IEEE International , 2002

Page(s): 150 -154

[\[Abstract\]](#) [\[PDF Full-Text \(418 KB\)\]](#) **IEEE CNF**

---

**11 Configurable systems-on-chip (CSoC)**

*Becker, J.;*

Integrated Circuits and Systems Design, 2002. Proceedings. 15th Symposium on , 2002

Page(s): 379 -384

[\[Abstract\]](#) [\[PDF Full-Text \(719 KB\)\]](#) **IEEE CNF**

---

**12 A study on communication issues for systems-on-chip**

*Zeferino, C.A.; Kreutz, M.E.; Carro, L.; Susin, A.A.;*

Integrated Circuits and Systems Design, 2002. Proceedings. 15th Symposium on , 2002

Page(s): 121 -126

[\[Abstract\]](#) [\[PDF Full-Text \(275 KB\)\]](#) **IEEE CNF**

---

**13 An all-digital phase-locked loop for high-speed clock generation**

*Ching-Che Chung; Chen-Yi Lee;*

Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on , Volume: 3 , 2002

Page(s): 679 -682

[\[Abstract\]](#) [\[PDF Full-Text \(453 KB\)\]](#) **IEEE CNF**

---

**14 A CAD tool for system-on-chip placement and routing with free-space optical interconnect**

*Chung-Seok Seo; Chatterjee, A.;*

Computer Design: VLSI in Computers and Processors, 2002. Proceedings. 2002 IEEE International Conference on , 2002

Page(s): 24 -29

[\[Abstract\]](#) [\[PDF Full-Text \(789 KB\)\]](#) **IEEE CNF**

---

**15 Legacy systemC Co-simulation of multi-processor systems-on-chip**

*Benini, L.; Bertozzi, D.; Bruni, D.; Drago, N.; Fummi, F.; Poncino, M.;*

Computer Design: VLSI in Computers and Processors, 2002. Proceedings. 2002 IEEE International Conference on , 2002

Page(s): 494 -499

[\[Abstract\]](#) [\[PDF Full-Text \(390 KB\)\]](#) **IEEE CNF**

---





## Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

## Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

## Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

## Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

Print Format

Your search matched **6** of **916175** documents.A maximum of **6** results are displayed, **25** to a page, sorted by **Relevance** in **descending** order.

You may refine your search by editing the current search expression or entering a new one the text box.

Then click **Search Again**.

(system-on-chip or system-on-a-chip or (system&lt;near/2&gt;on&lt;near/2&gt;chip)) and alias\*

**Search Again****Results:**Journal or Magazine = **JNL** Conference = **CNF** Standard = **STD****1 Efficient construction of aliasing-free compaction circuitry***Sinanoglu, O.; Orailoglu, A.;*

Micro, IEEE, Volume: 22 Issue: 5, Sep/Oct 2002

Page(s): 82 -92

[\[Abstract\]](#) [\[PDF Full-Text \(300 KB\)\]](#) **IEEE JRN****2 Compaction schemes with minimum test application time***Sinanoglu, O.; Orailoglu, A.;*

Asian Test Symposium, 2001. Proceedings. 10th, 2001

Page(s): 199 -204

[\[Abstract\]](#) [\[PDF Full-Text \(610 KB\)\]](#) **IEEE CNF****3 Space and time compaction schemes for embedded cores***Sinanoglu, O.; Orailoglu, A.;*

Test Conference, 2001. Proceedings. International, 2001

Page(s): 521 -529

[\[Abstract\]](#) [\[PDF Full-Text \(818 KB\)\]](#) **IEEE CNF****4 Empirical bounds on fault coverage loss due to LFSR aliasing***Debany, W.H.; Gorniak, M.J.; Daskiewich, D.E.; Macera, A.R.; Kwiat, K.A.; Dussault, H.B.;*VLSI Test Symposium, 1992. '10th Anniversary. Design, Test and Application: ASICs and Systems-on-a-Chip', Digest of Papers., 1992  
IEEE, 7-9 Apr 1992

Page(s): 143 -148

[\[Abstract\]](#) [\[PDF Full-Text \(400 KB\)\]](#) **IEEE CNF**

**5 Effective concurrent test for a parallel-input multiplier using modulo 3**

*Debany, W.H.; Macera, A.R.; Daskiewich, D.E.; Gorniak, M.J.; Kwiat, K.A.; Dussault, H.B.;*

VLSI Test Symposium, 1992. '10th Anniversary. Design, Test and Application: ASICs and Systems-on-a-Chip', Digest of Papers., 1992  
IEEE , 7-9 Apr 1992

Page(s): 280 -285

[\[Abstract\]](#) [\[PDF Full-Text \(404 KB\)\]](#) [IEEE CNF](#)

---

**6 Recent advances in BIST**

*Gupta, S.K.;*

VLSI Test Symposium, 1992. '10th Anniversary. Design, Test and Application: ASICs and Systems-on-a-Chip', Digest of Papers., 1992  
IEEE , 7-9 Apr 1992

Page(s): 235 -240

[\[Abstract\]](#) [\[PDF Full-Text \(448 KB\)\]](#) [IEEE CNF](#)

---

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#)  
[Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#)  
[No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)





Membership Publications/Services Standards Conferences Careers/Jobs

**IEEE Xplore<sup>®</sup>**  
RELEASE 1.4Welcome  
United States Patent and Trademark Office[Help](#) [FAQ](#) [Terms](#) [IEEE](#) [Quick Links](#) [» Search Results](#)  
[Peer Review](#)Welcome to IEEE Xplore<sup>®</sup>

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

Print Format

Your search matched **2** of **916175** documents.A maximum of **2** results are displayed, **25** to a page, sorted by **Relevance** in **descending** order.

You may refine your search by editing the current search expression or entering a new one the text box.

Then click **Search Again**.**Results:**Journal or Magazine = **JNL** Conference = **CNF** Standard = **STD****1 Multi-pattern real-valued spectral associative memories***Spencer, R.G.;*

Neural Networks, 2001. Proceedings. IJCNN '01. International Joint Conference on , Volume: 2 , 2001

Page(s): 1180 -1185 vol.2

[\[Abstract\]](#) [\[PDF Full-Text \(624 KB\)\]](#) **IEEE CNF****2 Notes on multiple input signature analysis***Kameda, T.; Pilarski, S.; Ivanov, A.;*

Computers, IEEE Transactions on , Volume: 42 Issue: 2 , Feb 1993

Page(s): 228 -234

[\[Abstract\]](#) [\[PDF Full-Text \(704 KB\)\]](#) **IEEE JRN**

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#)  
[Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#)  
[No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

**WEST**

## Freeform Search

**Database:**

US Patents Full-Text Database  
US Pre-Grant Publication Full-Text Database  
JPO Abstracts Database  
EPO Abstracts Database  
Derwent World Patents Index  
IBM Technical Disclosure Bulletins

**Term:**

L16 and alias\$3

**Display:****Documents in Display Format:****Starting with Number****Generate:** ☐ Hit List ☒ Hit Count ☐ Side by Side ☐ Image

---

### Search History

---

**DATE:** Tuesday, February 04, 2003   [Printable Copy](#)   [Create Case](#)

**Set Name Query**

side by side

**Count Set Name**

result set

• *DB=USPT; PLUR=YES; OP=OR*

<u>L17</u>	L16 and alias\$3	19	<u>L17</u>
<u>L16</u>	(system-on-a-chip or system-on-chip or (system adj2 on adj2 chip))	291	<u>L16</u>
<u>L15</u>	114 and ((multipl\$5 or pluralit\$3) with memor\$3 with alias\$3)	4	<u>L15</u>
<u>L14</u>	((rom or eeprom or eprom or flash) with alias\$3)	70	<u>L14</u>
<u>L13</u>	L12 and 17	0	<u>L13</u>
<u>L12</u>	((rom or eeprom or eprom or flash) same alias\$3)	249	<u>L12</u>
<u>L11</u>	12 and ((rom or eeprom or eprom or flash) same alias\$3)	0	<u>L11</u>
<u>L10</u>	17 and ((rom or eeprom or eprom or flash) same alias\$3)	0	<u>L10</u>
<u>L9</u>	17 and alias\$3	17	<u>L9</u>
<u>L8</u>	L7 and allegrucci	1	<u>L8</u>
<u>L7</u>	(system-on-a-chip or (system adj on adj chip))	159	<u>L7</u>
<u>L6</u>	L3 and allegrucci	0	<u>L6</u>
<u>L5</u>	L3 and peugh	0	<u>L5</u>
<u>L4</u>	12 and (system-on-a-chip or (system adj on adj chip))	1	<u>L4</u>
<u>L3</u>	11 and (system-on-a-chip or (system adj on adj chip))	13	<u>L3</u>
<u>L2</u>	((711/103 )!.CCLS. )	572	<u>L2</u>
<u>L1</u>	((711/\$)!.CCLS.)	13874	<u>L1</u>

END OF SEARCH HISTORY